






FIG. 4

















FIG. 12







5 STAGE PIPELINE STAGE

-	FETCH	DECODE AND ISSUE	READ REGISTER FILE	EXECUTE AND WRITE RESULT BACK TO REGISTER FILE	RETIRE	
---	-------	------------------------	--------------------------	--	--------	--

FIG. 17

EXAMPLE PROGRAM

A: ADD VR6, VR3, VR10 SUB VR2, VR3, VR8 MUL VR8, VR1, VR7 CALL B ADD VR8, VR7, VR2 RET

B: ADD VR1, VR2, VR6 ADD VR3, VR7, VR7 MUL VR6, VR7, VR1 RET

start of example execution


ADD VR0, VR2, VR4 LIM VR8, #22 SUB VR3, VR2, VR3 ADD VR4, VR3, VR3 MUL VR4, VR5, VR6 CALL A ADD VR8, VR1, VR1 ADD VR8, VR2, VR2

end of example execution

CLOCK 1: DECODE STAGE
INITIAL PHYSICAL REGISTER STATE

PHYSICAL	FREE	VALID	VALUE	DESCRIPTION
REGISTER NUMBER		RESULT		
0	0	1	3	EXAMPLE INITIALIZATION
1	0	1	5	EXAMPLE INITIALIZATION
2	0	1	7	EXAMPLE INITIALIZATION
3	0	1	9	EXAMPLE INITIALIZATION
4	0	1	11	EXAMPLE INITIALIZATION
5	0	1	13	EXAMPLE INITIALIZATION
6	0	1	15	EXAMPLE INITIALIZATION
7	0	1	17	EXAMPLE INITIALIZATION
8	0	1	19	EXAMPLE INITIALIZATION
9	0	1	21	EXAMPLE INITIALIZATION
10	0	1	23	EXAMPLE INITIALIZATION
11	0	1	25	EXAMPLE INITIALIZATION
12	0	1	27	EXAMPLE INITIALIZATION
13	0	1	29	EXAMPLE INITIALIZATION
14	0	1	31	EXAMPLE INITIALIZATION
15	0	1	33	EXAMPLE INITIALIZATION
16	1	-	-	UNALLOCATED
17	1	-	-	UNALLOCATED
18	1	-	_	UNALLOCATED
19	1	-	-	UNALLOCATED
20	1	-	-	UNALLOCATED
21	1	1	-	UNALLOCATED
22	1	-	-	UNALLOCATED
23	1	-	-	UNALLOCATED
24	1	-		UNALLOCATED
ETC.	1	-		UNALLOCATED

FIG. 19



i			
INSTRUCTION	INSTRUCTION	DESCRIPTION	EFFECT OF INSTRUCTION
NUMBER		-	
	ADD VR0, VR2, VR4	VR0 + VR2 → VR4	10 → VR4
	1 IM VR8 #22	22 → VR8	22₁₀ → VR8
7	orio vipa viga VR3	VR3 - VR2 → VR3	2 → VR3
50	ADD VID, VIC, VIC	VR4 + VR3 → VR3	12 → VR3
4	MIII VR4 VR5 VR6	VR4 * VR5 → VR6	130 → VR6
c	CALL A	CALL subroutine A	VR6—VR9 available as scratch registers
	ADD VR6, VR3, VR10	VR6 + VR3 → VR10	142 → VR10
0	SUB VR2 VR3 VR8	VR2 –VR3 → VR8	-5 → VR8 (use VR8 as scratch register)
0	MIII VR8 VRI. VR7	VR8 * VR1 → VR7	-25 → VR7 (use VR7 as scratch register)
6	CALLE	CALL subroutine B	VR6VR9 available as scratch registers
OT	ADD VRI VR2 VR6	VR1 + VR2 → VR6	12 → VR6 (use VR6 as scratch register)
11	ADD VR3. VR7. VR7	VR3 + VR7 → VR7	-13 → VR7 (use VR7 as scratch register)
27 27	MIII VR6 VR7 VR1	VR6 * VR7 → VR1	-156 → VRI
C .	RET	RETURN	restore value of 130 to VR6 and -25 to VR7
14	ADD VR& VR7 VR1	VR8 + VR7 → VR2	-30 → VR2
GI 7	NET NET	RETURN	restore value of 17 to VR7 and 22 to VR8
10	ADD VR8. VR1. VR1	VR8 + VR1 → VR1	-134 → VR1
118	ADD VR8. VR2, VR2	VR8 + VR2 → VR2	-8 → VR2
-			

EXAMPLE INSTRUCTION FLOW

FIG. 22

Clock 1 Fetch instr. 1, 2.


		Execute instr. 1, 2 and store results in PR16, PR17	Execute instr. 3; store result in PR18. Retire instr. 1, 2.	Execute instr. 5 and store result in PR20; Execute instr. 10 (CALL B); Retire instr. 3.	Execute instr. 4 and store result in PR19.	Execute instr 14(Return). Retire instr. 4, 5, 6.	1; Execute instr. 7 and 8 and store results in PR21 and PR22 respectively. Execute instr. 16(Return).
	Read regs. PRO, PR2 for instr. 1.	Read regs. PR2, PR3 for instr. 3; respectively. Execute instr. 6 (CALL A).	Read regs. PR5, PR16 for instr. 5;	Read regs. PR16, PR18 for instr. 4;		Read regs. PR2, PR19, PR20 for instr. 7, 8;	Read regs. PR1, PR2, PR19 for instr. 9 and 11;
Decode instr. 1, 2.	Decode instr. 3, 4;	Decode instr. 5, 6;	Decode instr. 7, 8;	Decode instr. 9, 10;	Decode instr. 11, 12;	Decode instr. 13, 14;	Decode instr. 15, 16;
Clock 2 Fetch instr. 3, 4;	Clock 3 Fetch instr. 5, 6;	Clock 4 Fetch instr. 7, 8;	Clock 5 Fetch instr. 9, 10;	<u>Clock 6</u> Fetch instr. 11, 12;	<u>Clock 7</u> Fetch instr. 13, 14;	<u>Clock 8</u> Fetch instr. 15, 16;	Clock 9 Fetch instr. 17, 18;

Clock by Clock Pipeline Description FIG. 23A


Execute instr. 9 and 11 and store results in PR4 and PR8 respectively.	5; Retire instr. 9, 10, 11.	Execute instr. 12, 15 and store results in PR3 and PR6 respectively.	Execute instr. 17, 18 and store results in PR18 and PR24 respectively; Retire instr. 12.	Execute instr. 13 and store results in PR23.	Darine inct 13 14 15 16 17, 18.
	Read regs. PR4, PR19, PR22 for instr. 12 and 15;	Read regs. PR2, PR6, PR17 for instr. 17 and 18;	Read regs. PR3, PR8 for instr. 13;		
Decode instr. 17, 18;					
Clock 10	Clock 11	Clock 12	Clock 13	Clock 14	Clock 15

Clock by Clock Pipeline Description

FIG. 23B



INSTR. 1: ADD VR0, VR2, VR4 maps to PR0 + PR2 \rightarrow PR16, PR4 \rightarrow OLD_DEST_1 FIG. 24




INSTR. 2: LIM VR8, #22 maps to LIM PR17, #22, PR8 \rightarrow OLD_DEST_2 FIG. 25

22/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION .
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	1	9	3	EXAMPLE INITIALIZATION
4	0	1	11	T	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	i	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	_	_	-	UNALLOCATED
19	1	-		T-	UNALLOCATED
20	1	-	-		UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-	-	-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	_	-	-	UNALLOCATED

CLOCK 2: DECODE STAGE
INSTRUCTIONS 1 & 2 PHYSICAL REGISTER STATE



INSTR. 3: SUB VR3, VR2, VR3 maps to SUB PR3, PR2, PR18, PR3 \rightarrow OLD_DEST_3

FIG. 27




INSTR. 4: ADD VR4, VR3, VR3 maps to ADD PR16, PR18, PR19, PR18 \rightarrow OLD_DEST_4

FIG. 28

25/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	I	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0		8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	1-	WAITING FOR 3 TO EXECUTE & RETIRE
19	1	-	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1	-	-	-	UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-	-	-	UNALLOCATED
24	1-1-	·			UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 3: DECODE STAGE
INSTRUCTIONS 3 & 4 PHYSICAL REGISTER STATE



INSTR. 5: MUL VR4, VR5, VR6 maps to MUL PR16, PR5, PR20, $PR6 \rightarrow OLD_DEST_5$

FIG. 30




INSTR. 6: CALL A action PUSH PR20, PR7, PR17, PR9, 1, 1, 1, 1, RETURN ADDRESS, 0000 → DIRTY BITS FOR VR6-9, transfer to A

FIG. 31

28/90

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER			3	0	EXAMPLE INITIALIZATION
0	0	1	5	1	EXAMPLE INITIALIZATION
11	0	1	7	2	EXAMPLE INITIALIZATION
2	0	1	9	12	WAITING FOR INSTRUCTION 3 TO RETIRE
3	0	1		ļ -	WAITING FOR INSTRUCTION 1 TO RETIRE
4	0	1 1	11	-	EXAMPLE INITIALIZATION
5	0	1	13	5	WAITING FOR 5 TO RETIRE
6	0	1	15	<u> </u>	EXAMPLE INITIALIZATION
7	. 0	1	17	7	WAITING FOR INSTRUCTION 2 TO RETIRE
8	0	11	19		
9	0	11	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	1 0	1 1	22	8	INSTRUCTION 2 EXECUTED
18	1 0			-	WAITING FOR INST. 3 TO EXECUTE & RETIRE
19	0		-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0		-	6	WAITING FOR INSTRUCTION 5 TO EXECUTE
21	1 1	 	-	-	UNALLOCATED
22	 		-	-	UNALLOCATED
23	$\frac{1}{1}$		-	T-	UNALLOCATED
24					UNALLOCATED
ETC.	1				UNALLOCATED

CLOCK 4: DECODE STAGE
INSTRUCTIONS 5 & 6 PHYSICAL REGISTER STATE




INSTR. 7: ADD VR6, VR3, VR10 maps to ADD PR20, PR19, PR21, $PR10 \rightarrow OLD_DEST_7$

FIG. 33

anii.





INSTR. 8: SUB VR2, VR3, VR8 maps to SUB PR2, PR19, PR22 $1 \rightarrow$ DIRTY BIT FOR VR8

FIG. 34


31/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	1	-	-	-	INSTRUCTION 1 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	EXAMPLE INITIALIZATION
8	1	-	-	-	INSTRUCTION 2 RETIRED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	-	INS. 3 EXECUTED WAITING FOR 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	1 -	6	WAITING FOR INSTRUCTION 5 TO EXECUTE
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	-	T-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	-	_	-	UNALLOCATED

CLOCK 5: DECODE STAGE
INSTRUCTIONS 7 & 8 PHYSICAL REGISTER STATE


call call





INSTR. 9: MUL VR8, VR1, VR7 maps to MUL PR22, PR1, PR4 $1 \rightarrow$ DIRTY BIT FOR VR7

FIG. 36




INSTR. 10: CALL B action PUSH PR20, PR4, PR22, PR9, 0, 1, 1, 0, RETURN ADDRESS, 0000 → DIRTY BITS FOR VR6-9, transfer to B

FIG. 37

34/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0_	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	1		-	-	INSTRUCTION 3 RETIRED
4	0	0	-	7	WAITING FOR INSTRUCTION 9 TO EXECUTE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	T -	REFERENCE PREVIOUSLY SAVED ON STACK
8	1	_	-	-	UNALLOCATED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	T -	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1	130	6	INSTRUCTION 5 EXECUTED
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	-	-	UNALLOCATED
24	11	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 6: DECODE STAGE INSTRUCTIONS 9 & 10 PHYSICAL REGISTER STATE



INSTR. 11: ADD VR1, VR2, VR6 maps to ADD PR1, PR2, PR8 $1 \rightarrow$ DIRTY BIT FOR VR6

FIG. 39




INSTR. 12: ADD VR3, VR7, VR7 maps to ADD PR19, PR4, PR3 $1 \Rightarrow$ DIRTY BIT FOR VR7 FIG. 40

37/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	-	7	WAITING FOR INSTRUCTION 12 TO EXECUTE
4	0	0	-	-	WAIT FOR INS. 9 TO EXECUTE, REF. SAVED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	T -	WAITING FOR 5 TO RETIRE
7	0	1	17	-	REFERENCE PREVIOUSLY SAVED ON STACK
8	0	0	-	6	WAITING FOR INSTRUCTION 11 TO EXECUTE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	I	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	7-	REFERENCE PREVIOUSLY SAVED ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	T -	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	_	-	UNALLOCATED
24	1	-	-] -	UNALLOCATED
ETC.	1	-		-	UNALLOCATED

CLOCK 7: DECODE STAGE INSTRUCTIONS 11 & 12 PHYSICAL REGISTER STATE



INSTR. 13: MUL VR6, VR7, VR1 maps to MUL PR8, PR3, PR23 PR1 \rightarrow OLD_DEST_13

FIG. 42



INSTR. 14: RET maps to 9'S DIRTY BITS,


POP PR20, PR4, PR22, PR9 → VR6-9, 0110 → VR6-

RETURN FROM SUBR. B, PR3 & PR8 → OLD_DEST_14

FIG. 43


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5		WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	7	WAIT FOR INS. 9 EXEC., VR7 REF. RESTORED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	-	-	INSTRUCTION 5 RETIRED
7	0	1	17	-	REFERENCE PREVIOUSLY SAVED ON STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	1	-	-	-	INSTRUCTION 4 RETIRED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0		8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	0	0	T -	1	WAITING FOR INSTRUCTION 13 TO EXECUTE
24	I	-	•	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 8: DECODE STAGE INSTRUCTIONS 13 & 14 PHYSICAL REGISTER STATE



INSTR. 15: ADD VR8, VR7, VR1 maps to ADD PR22, PR4, PR6
PR23 → OLD_DEST_15

FIG. 45



INSTR. 16: RET maps to POP PR20, PR7, PR17, PR9 \rightarrow VR6-9, 1111 \rightarrow VR6-9'S DIRTY BITS,


RETURN FROM SUBR. A, PR4 & PR22 \rightarrow OLD_DEST_16

FIG. 46

43/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	_	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	-	WAIT FOR INS. 9 EXEC., INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0		1	WAITING FOR INSTRUCTION 15 TO EXECUTE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	I	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION I EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	1	-	-	-	INSTRUCTION 4 RETIRED
19	0	I	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	I	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 9: DECODE STAGE INSTRUCTIONS 15 & 16 PHYSICAL REGISTER STATE



INSTR. 17: ADD VR8, VR1, VR1 maps to ADD PR17, PR6, PR18 PR6 → OLD_DEST_17

FIG. 48




FIG. 49

46/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	I	5		WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 17 TO RETIRE
7	0	1 .	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	I	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	I I	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22 ·	0	l	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0		-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 10: DECODE STAGE INSTRUCTIONS 17 & 18 PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS, 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	11	-5		WAIT FOR INS. 16 TO RETIRE
23	0	0	-	T-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 11: DECODE STAGE NO CHANGE IN PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 12: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	_	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	I	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	I	-134	1	INSTRUCTION 17 EXECUTED
19	0	l	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	1-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1	-	-	1-	UNALLOCATED

CLOCK 13: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17_	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	I	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	б	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	1	-156	-	WAIT FOR INS. 15 TO RETIRE
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1		-	-	UNALLOCATED

CLOCK 14: DECODE STAGE PHYSICAL REGISTER STATE

51/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	1	-	-	-	INSTRUCTION 13 RETIRED
2	1	-	-	-	INSTRUCTION 18 RETIRED
3	1	-	-	-	INSTRUCTION 14 RETIRED
4	1	-	-	-	INSTRUCTION 16 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	-	-	INSTRUCTION 17 RETIRED
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	1	-	-	-	INSTRUCTION, 14 RETIRED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	1	-	-	1-	INSTRUCTION 16 RETIRED
23	1	0	-	-	INSTRUCTION 15 RETIRED
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1	-	-	1-	UNALLOCATED

CLOCK 15: DECODE STAGE PHYSICAL REGISTER STATE


SUB V	/R6, VR3, VR10 R2, VR3, VR8 /R8, VR1, VR7	Subroutine uses Arguments VR1 and VR2
CALL		; Bind Arg2 to new Arg1 and bind VR8 to new Arg2
RET	•	; Restore previous argument bindings
ADD 7	VR1, VR2, VR6 VR3, VR7, VR7 VR6, VR7, VR1	; Subroutine uses Arguments VR1 and VR2
RET		; Restore previous argument bindings
start of example	execution	
LIM V SUB V ADD MUL CALL ADD	VR0, VR0, VR4 VR8, #22 VR3, VR0, VR3 VR4, VR3, VR3 VR4, VR5, VR6 A, 6,8 VR8, VR0, VR0 VR8, VR6, VR6	; Bind VR6 to new Arg1 and bind VR8 to new Arg2 .
end of example	execution	

EXAMPLE PROGRAM

53/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	DESCRIPTION
0	0	1	3	EXAMPLE INITIALIZATION
1	0	1	5	EXAMPLE INITIALIZATION
2	0	1	7	EXAMPLE INITIALIZATION
3	0	1	9	EXAMPLE INITIALIZATION
4	0	1	11	EXAMPLE INITIALIZATION
5	0	1	13	EXAMPLE INITIALIZATION
6	0	1	15	EXAMPLE INITIALIZATION
7	0	1	17	EXAMPLE INITIALIZATION
8	0	1	19	EXAMPLE INITIALIZATION
9	0	1	21	EXAMPLE INITIALIZATION
10	0	1	23	EXAMPLE INITIALIZATION
11	0	1	25	EXAMPLE INITIALIZATION
12	0	1	27	EXAMPLE INITIALIZATION
13	0	1	29	EXAMPLE INITIALIZATION
14	0	1	31	EXAMPLE INITIALIZATION
15	0	1	33	EXAMPLE INITIALIZATION
16	1	-	-	UNALLOCATED
17	1 1	-	-	UNALLOCATED
18	1	-	-	UNALLOCATED
19	1	•	-	UNALLOCATED
20	$\frac{1}{1}$	-		UNALLOCATED
21	1	-	-	UNALLOCATED
22	-	-	-	UNALLOCATED
23	1	-		UNALLOCATED
24	1	-	-	UNALLOCATED
ETC.	- 	-	-	UNALLOCATED

CLOCK 1: DECODE STAGE INITIAL PHYSICAL REGISTER STATE



Initial Mapping States

FIG. 58

			TAX CALLEY OF THE CALLEY OF TH
INSTRUC-	INSTRUCTION	DESCRIPTION	EFFECT OF INSTRUCTION
TION#			ANY CANAL CONTRACTOR
•	ADD VRO VRO VR4	VR0 + VR0 → VR4	(3+3) 70 7 VX+
	ייייי שמינייי	22 → VR8	22 ₁₀ → VR8
2	LIM VK8, #22	VP2 VR0 > VR3	$(9-3) \rightarrow 6 \rightarrow \text{VR3}$
В	SUB VR3, VK0, VK3	The state of the s	(6+6) → 12 → VR3
4	ADD VR4, VR3, VR3	VR4 + VR3 -> VK3	98/15 05 100 7/10
v	MUL VR4, VR5, VR6	VR4 * VR5 → VR6	(6 * 15) 7 10 7 VIXO TIPO ments registers: VRI Arg1, VR2 Arg2.
7	CALL A, VR6, VR8	CALL subroutine A(Arg1, Arg2)	Arg1 🗆 VR6, Arg2 🗀 VR8, VR0—VR5 Stratum registers;
	ADD VRJ. VR3, VR10	VRI + VR3 → VR10	$(78 + 12) \rightarrow 90 \rightarrow \text{VR}10 \text{ (Uses C program s vivo as source)}$
, 6	STIB VR2 VR3, VR8	VR2 -VR3 → VR8	$(22-12) \rightarrow 10 \rightarrow \text{VR8}$ (Uses C programs 5 V Ko as source)
Q	YEAR YOU VET	VR8 * VR1 → VR7	$(10*78) \rightarrow 780 \rightarrow \text{VR7}$ (use VR7 as scratch register)
6	MUL VKO, VKI, VK	OALL authoriting B(Argl Arg2)	Arg1 D A's Arg2, Arg2 D VR8, VR6—VR9 scratch registers, VK1 D Arg1 , VK2 D 128
10	CALL B, VR2, VR8	CALL subjourne Diameric	Trees C nrnoram's VR8 as source, A program's VR8 as source,
11	ADD VRI, VR2, VR6	VR1 + VR2 → VR6	(22 + 10) = 3.2 7 VNO (Casa of program) and uses VR6 as scratch register)
			(12 + 780) \rightarrow 792 \rightarrow VR7 (use VR7 as scratch register)
1.2	ADD VR3, VR7, VR7	VR3 + VR7 → VR7	(12 / 702)
13	MUL VR6, VR7, VR1	VR6 * VR7 → VR1	(32 * 792) -> 25344 -> VKI (OSES C. PIOE
2	ner	RETURN	restore value of 78 to VKb, 180 to VKV, VKI in the contraction
14	KEI	VP8 + VR7 > VR1	(10 + 780) → 790 → VR1 (Uses C program's VR6 as desimation)
15	ADD VR8, VK/, VKI	VANO OXIV	restore value of 790 to VR6, 17 to VR7, 25344 to VR8, and VR1 and VR2 links to VR3 in
16	RET	RETURN	Program that Called C.
	Out our one	VD8 + VR0 -> VR0	(25344 + 3) → 25347 → VR0
11	ADD VR3, VKU, VKU	NIA ONLA	12524A + 7901 > 26134 > VR6
18	ADD VR8, VR6, VR6	VR8 + VR6 → VR0	

EXAMPLE INSTRUCTION FLOW

Γ	15	33	33	33	33	33	33	33	33	33	33	-	25	33		33		2	33	33		33	33	33				
	-+-	31	31	31 3	31	31	31	31	31	31	31	-	33	31		31	ŗ	7	31		i	31	31	3				
	\dashv	29	53	29	29	29	29	29	29	29	29.		29	9,0		53	8	67	29	30		67	29	29			•	
	12	27	27	27	7.7	27	27	27	27	27	27	1	27	27	1	127		27	27	5	4	27	27	27	┪			
	=	25	25	25	25	25	25	25	25	25	3,0	3	25	č	3	25		22	25	1 2	9	25	25	3,5	24			
	10	23	23	23	23	23	23	23	90	8	2	3	8		3	90		8	- 06		3	8	8	8	3			
	6	21	21	21	5	2	21	21	21	2		77	21	;	77	2.1		73	2.1		71	4 21	2	+	4 21	O.I.E		
	80	19	19	2	3 6	3 5	3 2	22	72	٩		2	10		2	0		음	2	3	9	25344	25344	40.0	25344	ŽEC ŽEC		
	7	17	17	1 5	1.1	1 2	12	2	17	ŗ	-	780	780		780	602	72	792	002	790	780	11	;		11	E SNC		
					1	+	C	0 %	2 8		8/	78	78		32	,	7	32		28	78	700	201	<u></u>	26134	TS OF VIRTUAL REGISTERS AS INSTRUCTIONS EXECUTE		
	9	13 15	1	+	+	+	+	2 2	+	+	13	13	_ ,		13		2	13	<u>-</u>	13	13		2	13	13	STR		
	5	-	\dagger	\dagger	+	+	-	\dagger	+	1	9	9	9	,	9		9	9		9	9		٥	9	9	ASID		
0	4	+	\dagger	\dagger	6	\dashv	+	+-	+	+	12	12	2	1	12		12	12		12	12	9,	17	12	12	ERS	FIG. 60	
26/90		1	1	7	7	7	7	7	77	77	22	22	9	2	10		10	2		22	77		7	7	7	GIST	FIC	:
				1				5	82	78	78	78	5	777	22		22	25344		78	790		ro.	S	(2)	IL RE		
		+	1	2	5	5	5	41					-											25347	75347	RTU		
			.:	<u>m</u>	3	3	7	3	3	3	<u>m</u>		-	<u> </u>	رن	-	3	۲۶	-	3		1	3	7		F VI		
		VIRTUAL REGISTER NU	INSTRUCTION INITIAL VALUE:	ADD VR0, VR0, VR4	LIM VR8, #22	SUB VR3, VR0, VR3	ADD VR4, VR3, VR3	MUL VR4, VR5, VR6	CALL A, VR6, VR8	ADD VR1, VR3, VR10	SUB VR2. VR3, VR8		MUL VR8, VK1, VK/	CALL B, VR2, VR8	ZHI COLO	ADD VRI, VRZ, VRO	ADD VR3, VR7, VR7		MUL VR6, VR7, VR1	ນະຕ	NET	ADD VR8, VR7, VK1	RFT	AND WED VED		ADD VR8, VR6, VR6 CONTENTS O		
		INSTRUCTION	NUMBER	-		4 6		w.	9	7	0	0	6	91		=	<u>;</u>	71	13	,	41	15		10	17	18		

Fetch instr. 1, 2.

Clock 2

Decode instr. 1, 2. Fetch instr. 3, 4;

Clock 3

Read regs. PR0 for instr. 1. Decode instr. 3, 4; Fetch instr. 5, 6;

Clock 4

Read regs. PR0, PR3 for instr. 3;

Fetch instr. 7, 8;

Decode instr. 5, 6;

Execute instr. 3, store result in PR18. Retire instr. 1, 2.

Execute instr. 1, 2 and store results in PR16, PR17 respectively. Execute instr. 6 (CALL A) including binding VR1 to VR6 and VR2 to VR8.

Execute instr. 5 and store result in PR20;
Execute instr. 10 (CALL B) including binding VR1 to;
VR2 and VR2 to VR8. Retire instr. 3.

Read regs. PR16, PR18 for instr. 4;

Decode instr. 9, 10;

Fetch instr. 11, 12;

Clock 6

Read regs. PR5, PR16 for instr. 5;

Decode instr. 7, 8;

Fetch instr. 9, 10;

Clock 5

Execute instr. 4 and store result in PR19.

Clock 7

Decode instr. 11, 12; Fetch instr. 13, 14;

Decode instr. 13, 14;

Fetch instr. 15, 16;

Clock 8

Read regs. PR17, PR19, PR20 for instr. 7, 8;

Execute instr 14(Return) including restoring bindings to that for "A"... Retire instr. 4, 5, 6.


Clock by Clock Pipeline Description

FIG. 61A

Clock 9 Fetch instr. 17, 18; Decode instr. 15, 16; Read regs. PR17, PR20, PR22 for instr. 9 and 11; Execute instr. 7 and 8 and store results in Fetch instr. 17, 18; Decode instr. 15, 16; Read regs. PR17, PR20, PR22 for instr. 9 and 11; Execute instr. 16(Return) including restoring bindings to that for the "C".	Execute instr. 9 and 11 and store results in Decode instr. 17, 18;	Read regs. PR4, PR19, PR22 for instr. 12 and 15; Retire instr. 9, 10, 11.	Read regs. PR0, PR6, PR23 for instr. 17 and 18; Execute instr. 12, 15 and store results in PR3 and PR6 respectively.	Execute instr. 17, 18 and store results in PR18 and PR24 respectively; Retire instr. 12.	Execute instr. 13 and store results in PR23.	
Decode instr.	Decode instr.					
9 nstr. 17, 18; Dec		11	27	<u> </u>	4	
Clock 9 Fetch ins	Clock 10	Clock 11	Clock 12	Clock 13	Clock 14	


Clock by Clock Pipeline Description

FIG. 61B



INSTR. 1: ADD VR0, VR0, VR4 maps to $PR0 + PR0 \rightarrow PR16$, $PR4 \rightarrow OLD_DEST_1$

FIG. 62




INSTR. 2: LIM VR8, #22 maps to LIM PR17, #22, PR8 \rightarrow OLD_DEST_2

FIG. 63

61/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	" VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	3	EXAMPLE INITIALIZATION
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	-	UNALLOCATED
19	1	-	_	-	UNALLOCATED
20	1	-	_	-	UNALLOCATED
21	1	-	-	_	UNALLOCATED
22	1		-	-	UNALLOCATED
23	1		-	Π-	UNALLOCATED
24	1			-	UNALLOCATED
ETC.	1 1		-	T-	UNALLOCATED

CLOCK 2: DECODE STAGE
INSTRUCTIONS 1 & 2 PHYSICAL REGISTER STATE



INSTR. 3: SUB VR3, VR0, VR3 maps to SUB PR3, PR0, PR18, PR3 \rightarrow OLD_DEST_3

FIG. 65





FIG. 66

64/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDINGI'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	2.5	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0		8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	-	WAITING FOR 3 TO EXECUTE & RETIRE
19	 	_	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1		 -	-	UNALLOCATED
21	1	 -	-	-	UNALLOCATED
22	1		-	-	UNALLOCATED
23	1		· -	1-	UNALLOCATED
24	1	 	-	-	UNALLOCATED
ETC.	1	- 	1 -	-	UNALLOCATED

CLOCK 3: DECODE STAGE INSTRUCTIONS 3 & 4 PHYSICAL REGISTER STATE



INSTR. 5: MUL VR4, VR5, VR6 maps to MUL PR16, PR5, PR20, PR6 \rightarrow OLD_DEST_5

FIG. 68




INSTR. 6: CALL A,VR6,VR8 action PUSH PR1, PR2, 1, 1, BINDING1, BINDING2, PR20, PR7, PR17, PR9, 1, 1, 1, 1, RETURN ADDRESS; BINDVR6_PR20, BINDVR8_PR17, DIRTY BITS FOR VR6&8 \Rightarrow DIRTY BITS FOR VR1&2,0000 \Rightarrow DIRTY BITS FOR VR6-9, transfer to A

67/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	REFERENCED ON STACK
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	REFERENCED ON STACK
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8, 2	INS. 2 EXECUTED, REFERENCED. ON STACK
18	0	0	-	-	WAITING FOR INST. 3 TO EXECUTE & RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	-	6, 1	WAIT FOR INS. 5 TO EXEC., REF'D. ON STACK
21	1	-	-	-	UNALLOCATED
22	1	-	-		UNALLOCATED
23	1	-	-		UNALLOCATED
24	1	-	-	- T-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 4: DECODE STAGE INSTRUCTIONS 5 & 6 PHYSICAL REGISTER STATE



INSTR. 7: ADD VR1, VR3, VR10 maps to ADD PR20, PR19, PR21, $PR10 \rightarrow OLD_DEST_7$

FIG. 71




INSTR. 8: SUB VR2, VR3, VR8 maps to SUB PR17, PR19, PR22 $1 \rightarrow$ DIRTY BIT FOR VR8

FIG. 72

70/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
O	0	1	3	0	EXAMPLE INITIALIZATION
1	0	i	5	-	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	1	-	-	-	INSTRUCTION 1 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	REFERENCED ON STACK
8	1		-	T -	INSTRUCTION 2 RETIRED
9	0	1	21	9	REFERENCED ON STACK
10	0	1	23	1-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	<u> </u>	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED,
17	0	1	22	2	INS. 2 EXECUTED, REFERENCED ON STACK
18	0	1	6	-	INS. 3 EXECUTED WAITING FOR 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1 0	-	6, 1	WAIT FOR INS. 5 TO EXEC., REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	$\frac{1}{1}$		-	-	UNALLOCATED
24	$-\frac{1}{1}$			-	UNALLOCATED
ETC.	1		-	-	UNALLOCATED

CLOCK 5: DECODE STAGE INSTRUCTIONS 7 & 8 PHYSICAL REGISTER STATE



INSTR. 9: MUL VR8, VR1, VR7 maps to MUL PR22, PR20, PR4 $1 \rightarrow$ DIRTY BIT FOR VR7

FIG. 74




INSTR. 10: CALL B,VR2,VR8 action PUSH PR20, PR17, 1, 1, BINDVR6, BINDVR8, PR20, PR4, PR22, PR9, 0, 1, 1, 0, RETURN ADDRESS; BINDVR2_PR17, BINDVR8_PR22, DIRTY BITS FOR VR2&8 → DIRTY BITS FOR VR1&2, 0000 → DIRTY BITS FOR VR6-9, transfer to B

73/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	PREVIOUSLY BOUND TO 'BINDING!'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	11	-	-	-	INSTRUCTION 3 RETIRED
4	0	0	-	7	WAIT FOR INS. 9 TO EXEC., REF'D. ON STACK
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	I	17	-	REFERENCE PREVIOUSLY SAVED ON STACK
8	1	Ī -	_	-	UNALLOCATED
9	0	1	. 21	9	REFERENCE PREVIOUSLY SAVED ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-, 1	INS. 2 EXECUTED, REF'D. ON STACK
18	0	1	6	T -	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1	78	6	INS, 5 EXECUTED, REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8, 2	WAIT FOR INS. 8 TO EXEC., REF'D. ON STACK
23	1	-	-	-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	I			-	· UNALLOCATED

CLOCK 6: DECODE STAGE INSTRUCTIONS 9 & 10 PHYSICAL REGISTER STATE



INSTR. 11: ADD VR1, VR2, VR6 maps to ADD PR17, PR22, PR8 $1 \rightarrow$ DIRTY BIT FOR VR6

FIG. 77




INSTR. 12: ADD VR3, VR7, VR7 maps to ADD PR19, PR4, PR3 $1 \Rightarrow$ DIRTY BIT FOR VR7

FIG. 78

76/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	REF'D. ON STACK
2	0	I	7	-	REF'D. ON STACK
3	0	0	-	7	WAITING FOR INSTRUCTION 12 TO EXECUTE
4	0	0	-	-	WAIT FOR INS. 9 TO EXECUTE, REF. SAVED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	-	REF'D. ON STACK
8	0	0	-	6	WAITING FOR INSTRUCTION 11 TO EXECUTE
9	0	1	21	9	REF'D. ON STACK
10	0	1	23	Ţ -	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-, 1	INS. 2 EXECUTED, REF'D. ON STACK
18	0	1	6	-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	REF'D. ON STACK
21	0	0	_	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8, 2	WAIT FOR INS. 8 TO EXEC., REF'D. ON STACK
23	1	-	-	-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	-	T	-	UNALLOCATED

CLOCK 7: DECODE STAGE INSTRUCTIONS 11 & 12 PHYSICAL REGISTER STATE



INSTR. 13: MUL VR6, VR7, VR1 maps to MUL PR8, PR3, PR23 PR17 → OLD_DEST_13

FIG. 80



INSTR. 14: RET maps to

Pop Pr20, Pr4, Pr22, Pr9 \Rightarrow Vr6-9, 0110 \Rightarrow Vr6 -

9'S DIRTY BITS, PR20 & PR17 → VR1&2, 11 → DIRTY BITS FOR VR1&2, BINDINGS 6 AND 8 → BINDINGS FOR VR1 AND VR2, RETURN FROM SUBR. B; OLD VABR1's PR23 → VR2 & OLD VABR1's DIRTY BIT → VR2's DIRTY BIT, OLD VABR2's PR22 → VR8 & OLD VABR2's DIRTY BIT → VR8's DIRTY BIT, PR3 & PR8 → OLD_DEST_14

79/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	REF'D. ON STACK
2	0	1	7	-	REF'D. ON STACK
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	7	WAIT FOR INS. 9 EXEC.
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	-	-	INSTRUCTION 5 RETIRED, UNALLOCATED
7	0	1	17	T -	REF'D. ON STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	REF'D. ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INS. 2 EXEC, WAIT FOR INS. 13 TO RETIRE
18	1	-	-	-	INSTRUCTION 4 RETIRED, UNALLOCATED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	6, 1	VR6 REF. RESTORED, REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	0	0	-	2	WAITING FOR INSTRUCTION 13 TO EXECUTE
24	1	-		-	UNALLOCATED
ETC.	1	_	-	-	UNALLOCATED

CLOCK 8: DECODE STAGE INSTRUCTIONS 13 & 14 PHYSICAL REGISTER STATE





FIG. 83



INSTR. 16: RET maps to 1111 → VR6-9'S DIRTY BITS,


POP PR20, PR7, PR17, PR9 \rightarrow VR6-9,

PRI & PR2 \rightarrow VR1&2, 11 \rightarrow DIRTY BITS FOR VR1&2, BINDINGS B1 AND B2 \rightarrow BINDINGS FOR VR1 AND VR2, RETURN FROM SUBR. A; OLD VABR1's PR6 \rightarrow VR6, OLD VABR2's PR23 \rightarrow VR8, OLD VABR1&2 DIRTY BITS \rightarrow DIRTY BITS FOR VR6 & 8, PR4 & PR22 \rightarrow OLD_DEST_16

82/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1' .
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	_	-	WAIT FOR INS. 9 EXEC., INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	6	WAITING FOR INSTRUCTION 15 TO EXECUTE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	1	-	-	-	INSTRUCTION 4 RETIRED, UNALLOCATED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 9: DECODE STAGE INSTRUCTIONS 15 & 16 PHYSICAL REGISTER STATE



INSTR. 17: ADD VR8, VR0, VR0 maps to ADD PR23, PR0, PR18 PR0 → OLD_DEST_17

FIG. 86



INSTR. 18: ADD VR8, VR6, VR6 maps to ADD PR23, PR6, PR24 PR6 → OLD_DEST_18

FIG. 87

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0	-	-	WAIT FOR INS, 12 TO EXEC, & 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	_	-	-	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0_	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	WAITING FOR INS. 13 TO RETIRE
18	0	0	_	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	- 90	10	INSTRUCTION 7 EXECUTED
22	0	l	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	-	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	_	UNALLOCATED

CLOCK 10: DECODE STAGE INSTRUCTIONS 17 & 18 PHYSICAL REGISTER STATE

86/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
O	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0		-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS, 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	1	WAIT FOR INS.15 TO EXEC. & 18 TO RETIRE
7	1 0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	1 0	1	32	1-	WAIT FOR INS. 14 TO RETIRE
9	0	1 1	21	9	EXAMPLE INITIALIZATION
10	1	 	-	-	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	1 0	1 1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1 1	33	15	EXAMPLE INITIALIZATION
16	0	1 1	6	4	INSTRUCTION 1 EXECUTED
17	0	i	22	<u> </u>	WAITING FOR INS. 13 TO RETIRE
18	0	0	_	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	1 0	 	78	6	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1 1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	-	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1		-	-	UNALLOCATED

CLOCK 11: DECODE STAGE NO CHANGE IN PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	0	-	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	<u> </u>	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	-	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 12: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	11	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	1	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1	-		<u> </u>	UNALLOCATED

CLOCK 13: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER					THE TOP BY A TOP DETINE
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	T-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	1	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	1 1	25344	8	INSTRUCTION 13 EXECUTED
24	0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1		-	-	UNALLOCATED

CLOCK 14: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER	1				INS. 17 RETIRED, UNALLOCATED
0	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
1	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
2		1	<u> </u>		INSTRUCTION 14 RETIRED, UNALLOCATED
3	1	-	<u> </u>	-	INSTRUCTION 16 RETIRED, UNALLOCATED
4	1	<u> </u>	12	-	EXAMPLE INITIALIZATION
5	0	1	13	5	INSTRUCTION 18 RETIRED, UNALLOCATED
66	1				VR7 REFERENCE RESTORED FROM STACK
7 .	0	<u> </u>	17	7	INSTRUCTION, 14 RETIRED, UNALLOCATED
8	1	 		<u> </u>	EXAMPLE INITIALIZATION
9	0	1	21	9	INSTRUCTION 7 RETIRED, UNALLOCATED
10	1		-	<u> </u>	INSTRUCTION / RETRED, UNADDOCTION
11	0	11	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	1	-	-	<u> </u>	INS. 13 RETIRED, UNALLOCATED
18	0	1	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	1	-	-	-	INS. 15 RETIRED, UNALLOCATED
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	1	-		-	INSTRUCTION 16 RETIRED, UNALLOCATED
23	0	1	25344	8	INSTRUCTION 13 EXECUTED
24	0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 15: DECODE STAGE PHYSICAL REGISTER STATE